system security reduction

Security challenges during VLSI test