Built-in self-test

Security challenges during VLSI test