Integrated circuit comprising a test mode secured by detection of the state of a control signal