Integrated circuit comprising a test mode secured by initialization of the test mode