On enhancing the debug architecture of a system-on-chip (SoC) to detect software attacks

Publication
2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFTS 2015, Amherst, MA, USA, October 12-14, 2015